

LAUROC2 MEASUREMENTS

ATLAS LAR PHASE II PREAMP/SHAPER PDR

Omega: S. Blin, S. Conforti, P. Dinaucourt , C. de La Taille, G. Martin-Chassard, N. Seguin-Moreau

IJCLab: K. Alkhouri, L. Duflot, B. Ky, N. Morange, R.D. Schaffer, L. Serin, S. Simion

11/12/2020




LAUROC

- **LAUROC: Liquid Argon Upgrade Readout Chip**
- TSMC 130nm process
- Third iteration:
 - LAUROC0 (2016): test preamplifier design
 - LAUROC1 (2018): full functionality for main readout
 - LAUROC2 (2019): first chip with complete features

Contents

LAUROC is our backup solution for preamp/shaper, despite passing basically all specifications

- Brief overview of the measurements
- With some more details on the I2C



Functionality


- Allows 5bit addresses, each storing a byte of data
⇒ ~ 256 config bits available
- Structure triplicated:

 - 3 clock inputs
 - 3 reset inputs

- Inputs: SCL, SDA, CLK40MHz, RST, chipID


Common design

- Design originally done for CMS HGCROC
⇒ Known to work in conjunction with lpGBT
- LAUROC2 successfully integrated on the first FEB2 slice test board
⇒ Use demonstrated in ATLAS conditions



- Base cells aggregated by 8 to form SC Registers (byte)
- Inside a SC bit, triplicated structure with Triple voting
- Parity and Error propagated to next bit
- AutoReload functionality: force latch output to be reloaded if an error occurs

⇒ Intended use at the HL-LHC



Issue

Problem observed with some test boards with HGCROC

- When SCL and CLK40MHz not in sync
- In some cases the I2C gets stuck when writing the config
- Needs I2C reset then write the whole config again
- Could be reproduced on LAUROC when using different source for CLK40MHz than for SCL

New Design

- I2C gets stuck because of clock gating mechanism
- Clock gating removed in new I2C version
- Also added resync of start and stop
- New I2C design shared on SOS server, to be used by ALFE and HPS

- Irradiation with protons on September 5-6 at the PIF facility at PSI
- 230 MeV protons, ~ 15 hours beam time, irradiating a single board.
 - Total dose: 6.5 MRad
 - Total fluence: $1.4 \cdot 10^{14}$ p/cm² ~ 14 times expected for HL-LHC
- I2C config read every 10 s and compared to original one
- Also monitor the error bit: flips whenever at least one latch flips in any SC bit.
- Runs in various configurations, typically with/without Autoreload functionality



SEU

- 1 SC bit flip observed, in an Autoreload=OFF run.
- From the measurement of single latch flips (through the error bit), we expected 2 SC bit flips from independent latch flips during a 10 s window.
 - i.e. flips that would not happen if we were running with Autoreload=ON
- Therefore no measurement of 'true' SEU rate possible
- Limit: $N < 3 \Rightarrow \sigma < 2 \cdot 10^{-14} \text{ cm}^2/\text{chip}$ (95% CL)
- Translated to ATLAS: total number of bit flips over the whole calorimeter and for full HL-LHC lifetime: <6000

NIEL



- ASIC still working at least up to 3.5 times the requirement

TID

- Chip still working at 6.5 MRad
- Detailed characterization post-irradiation could not be performed at PIF due to technical issues
- Board still in active material storage at PSI
- However, LAUROC1 tested for TID at CERN (X-ray machine): no performance degradation observed on 5 boards irradiated to 1 MRad

- As LAUROC is our backup design, showing only a few significant results
- Typically only results for the 25Ω – 10mA configuration
- More in backup if needed
- Numbering scheme refers to the document listing all measurements to perform

Setup



Requirement: > 10 dB up to 1 MHz

- > 20 dB for VDD_SH
- > 45 dB for VDD_PA and VDD_G20




Tuning range

From 3Ω to 42Ω

Stability vs frequency


- $\pm 10\%$ up to 20 MHz, vs requirement $\pm 5\%$
- $\pm 5\%$ up to 10 MHz
- Central frequency $\sim 3 - 4$ MHz: no significant impact from larger deviations above 10 MHz

Setup




High Gain

- INL $\pm 0.1\%$ vs requirement $\pm 0.2\%$
- Peaking time stability: $\sim 1\text{ ns}$





Low Gain



- INL $\pm 0.2\%$ vs requirement $\pm 0.5\%$
- Peaking time stability: $\sim 1\text{ ns}$
- Gain ratio HG/LG: ~ 24 vs requirement 23 ± 5



ENI

- 25Ω : ENI = 265 nA at $t_p^{5-100\%} = 46$ ns with $C_d = 1.5$ nF vs requirement < 350 nA
- 50Ω : ENI = 78 nA at $t_p^{5-100\%} = 38$ ns with $C_d = 330$ pF vs requirement < 120 nA
- Coherent noise: 22% coherent noise fraction





inj CH2	HG vs HG at peak	HG vs HG pk-to-pk	LG vs HG at peak	LG vs HG pk-to-pk	LG vs LG at peak	LG vs LG pk-to-pk
CH1	0.08%	0.16%	0.35%	1.04%	0.01%	0.11%
CH3	0.07%	0.17%	0.38%	1.24%	0.01%	0.11%
CH4	0.06%	0.16%	0.34%	1.17%	0.02%	0.08%

Cross-talk




- Evaluated at peak of injected pulse
- All good vs requirement 0.5%
- Peak-to-peak cross-talk shown as well

- Measured on 8 ASICs using a board with a socket
- Performance not exactly as boards with soldered chips
- But sufficient to measure dispersions (RMS)

	RMS 25Ω	RMS 50Ω
Gain HG	0.8%	1.7%
Gain LG	0.6%	2%
ENI	2.7%	4.5%
Z_{in}	1.1%	1.4%

Trigger sum

- LAUROC2 designed with gains x1 / x1.5 / x2.5 / x3.5 before requirements were fixed with x1 / x3
- Gain uniformity: < 1.3% vs requirement < 5%
- INL < \pm 2%
- Peaking time tuning and stability ok
- Shaper switches working ok



Category	Measurement	Requirement
1. Nominal settings		
4. HG/LG Gain ratio	24	23 ± 5
Peaking time, DC levels	All ok	
2. Power		
1. Power consumption	~ 450 mW	< 650 mW
5. PSRR	50 dB for VDD_PA and VDD_G20 ; 20 dB for VDD_SH	10 dB up to 1 MHz
3. Main Readout		
A. Input impedance	$\pm 5\%$ up to 10 MHz	$\pm 5\%$ up to 20 MHz
B.1 Recovery time	~ 100 ns	< 450 ns
B.2 Output DC tuning	HG: ± 145 mV ; LG: ± 150 mV	Tuning range ± 150 mV
C.1-2 INL	HG: $\pm 0.1\%$ up to $370 \mu\text{A}$; LG: $\pm 0.2\%$ up to 10 mA	HG: $\pm 0.2\%$; LG: $\pm 0.5\%$
C.3 Optimal filtering	Same results	Same requirement
C.4 ADC Load	Same results	Same requirement
D.1 Peaking time tuning	$t_p^{5-100\%} = 46$ ns ± 12 ns	$\tau = 15$ ns ± 5 ns
D.2 Peaking time linearity	45.5 – 46.3 ns	
E. Phase margin	Min: 62.4 deg ; Nom: 66 deg	60 deg
F. Noise	$\text{ENI} = 264$ nA at $t_p^{5-100\%} = 46$ ns	350 nA at $t_p^{5-100\%} = 46$ ns
G. Cross-talk	Negligible	$< 0.5\%$
H. High Pileup Behaviour	No internal saturation	No saturation
4. Trigger Summing Output		
1. Gains	x1 and x3.7	x1 and x3
2. Linearity	$\text{INL} < 2\%$ up to 10 mA	$\text{INL} < 2\%$
3. Uniformity	Gain uniformity $< 1.5\%$	$< 5\%$

Category	Measurement	Requirement
1. Nominal settings		
4. HG/LG Gain ratio	30	23 ± 5
Peaking time, DC levels	All ok	
3. Main Readout		
A. Input impedance	$\pm 5\%$ up to 20 MHz	$\pm 5\%$ up to 20 MHz
B.1 Recovery time	~ 100 ns	< 450 ns
B.2 Output DC tuning	HG: ± 145 mV ; LG: ± 150 mV	Tuning range ± 150 mV
C.1-2 INL	HG: $\pm 0.1\%$ up to 55 μ A ; LG: $\pm 0.2\%$ up to 2 mA	HG: $\pm 0.2\%$; LG: $\pm 0.5\%$
C.3 Optimal filtering	Same results	Same requirement
C.4 ADC Load	Same results	Same requirement
D.1 Peaking time tuning	$t_p^{5-100\%} = 38$ ns ± 10 ns	$\tau = 15$ ns ± 5 ns
D.2 Peaking time linearity	$37 - 38$ ns	
F. Noise	$ENI = 74$ nA at $t_p^{5-100\%} = 38$ ns	120 nA at $t_p^{5-100\%} = 38$ ns
G. Cross-talk	Negligible	$< 0.5\%$
4. Trigger Summing Output		
1. Gains	x1 and x3.7	x1 and x3
2. Linearity	$INL < 2\%$ up to 10 mA	$INL < 2\%$
3. Uniformity	Gain uniformity $< 1.5\%$	$< 5\%$

BACKUP MATERIAL




3.A.1-2 INPUT IMPEDANCE 50ω

Tuning range
From 19Ω to 148Ω

Stability vs frequency


- $\pm 5\%$ up to 20 MHz, vs requirement $\pm 5\%$

Setup




High Gain



- INL $\pm 0.1\%$ vs requirement $\pm 0.2\%$
- Peaking time stability: $\sim 1\text{ ns}$



Low Gain

- INL $\pm 0.2\%$ vs requirement $\pm 0.5\%$
- Peaking time stability: $\sim 1\text{ ns}$
- Gain ratio HG/LG: ~ 35 vs requirement 23 ± 5








inj CH2	HG vs HG at peak	HG vs HG pk-to-pk	LG vs HG at peak	LG vs HG pk-to-pk	LG vs LG at peak	LG vs LG pk-to-pk
CH1	0.08%	0.20%	0.42%	1.66%	0.01%	0.09%
CH3	0.11%	0.22%	0.44%	2.10%	0.01%	0.10%
CH4	0.08%	0.20%	0.45%	2.09%	0.03%	0.06%

Cross-talk

- Evaluated at peak of injected pulse
- All good vs requirement 0.5%
- Peak-to-peak cross-talk shown as well


Trigger sum

- LAUROC2 designed with gains x1 / x1.5 / x2.5 / x3.5 before requirements were fixed with x1 / x3
- Gain uniformity: < 3% vs requirement < 5%
- INL < $\pm 2\%$
- Peaking time tuning and stability ok
- Shaper switches working ok




3.E.1 PHASE MARGIN


- Good agreement schematic/postlayout
- Phase: 66.2°
- Gain: 48.4 dB




3.H.1 BEHAVIOUR UNDER HIGH PILEUP



3.B.1 RECOVERY TIME



25 Ω



50 Ω