







COMPANY: Nevis Laboratories of Columbia University			
TITLE: COLUTA4 test board			
CODE:	SIZE: B	DRAWING NO: v0	REV: 0
SCALE:		SHEET: 25	

D

C

B

A

6

5

4

3

2

1







REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C


B

A



COMPANY: Nevis Laboratories of Columbia University			
TITLE: COLUTA4 test board			
CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>		SHEET: 08 25	

DRAWN: jb/2019	DATED: jb/2019
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: jb	DATED: <Release Date>




D

C

B

A




REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D



C

B

A




ALFEv2 power decoupling capacitors




ALFEv2 power decoupling capacitors

DRAWN:	jb/2019	DATED:	jb/2019
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	jb	DATED:	<Release Date>

COMPANY:			
Nevis Laboratories of Columbia University			
TITLE:			
COLUTA4 test board			
CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>			SHEET: 50F 25





6

5

4

3

2




1

D

C

B

A



REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A

COMPANY: Nevis Laboratories of Columbia University

TITLE: COLUTA4 test board

DRAWN: jb/2019	DATED: jb/2019
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: jb	DATED: <Release Date>

CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>			SHEET: 8 of 25

6

5

4

3

2






1

D

C

B

A



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY: Nevis Laboratories of Columbia University

TITLE: COLUTA4 test board

DRAWN:	DATED:
jb/2019	jb/2019
CHECKED:	DATED:
<Checked By>	<Checked Date>
QUALITY CONTROL:	DATED:
<QC By>	<QC Date>
RELEASED:	DATED:
jb	<Release Date>

CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>			SHEET: 0 25

6

5

4

3

2






1

D

C

B

A



REVISION RECORD


LTR	ECO NO:	APPROVED:	DATE:

COMPANY: Nevis Laboratories of Columbia University

TITLE: COLUTA4 test board

DRAWN: jb/2019	DATED: jb/2019
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: jb	DATED: <Release Date>

CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>			SHEET: 1 of 25



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Nevis Laboratories of Columbia University			
TITLE: COLUTA4 test board			
CODE:	SIZE: B	DRAWING NO: v0	REV: 0
SCALE:		SHEET: 2 25	

D

C

B

A



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A

DRAWN:	DATED:
j b/2019	j b/2019
CHECKED:	DATED:
<Checked By>	<Checked Date>
QUALITY CONTROL:	DATED:
<QC By>	<QC Date>
RELEASED:	DATED:
j b	<Release Date>




COMPANY:			
Nevis Laboratories of Columbia University			
TITLE:			
COLUTA4 test board			
CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>			SHEET: 10 25

D

C






B

A



COMPANY: Nevis Laboratories of Columbia University			
TITLE: COLUTA4 test board			
CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SHEET: 4 25			

DRAWN: jb/2019	DATED: jb/2019
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: jb	DATED: <Release Date>



COMPANY:			
Nevis Laboratories of Columbia University			
TITLE:			
COLUTA4 test board			
CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>		SHEET: 16 25	

6

5

4

3

2





1

D

C

B

A



REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A

COMPANY: Nevis Laboratories of Columbia University

TITLE: COLUTA4 test board

DRAWN: jb/2019	DATED: jb/2019
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: jb	DATED: <Release Date>

CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0

SCALE: < Scale > SHEET: 6 25

6

5

4

3

2

1

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A

The schematic diagram illustrates the electrical layout for the COLUTA4 test board. It features two symmetrical signal paths, one for positive (P) and one for negative (N) signals. Each path begins with a reference voltage input (REF_VDD) connected to a 1k resistor (P23 for positive, P24 for negative) and a 10uF decoupling capacitor (C343/C403). The signal then passes through a 0.1F capacitor (C344/C404) and a 50MIL header (H88/H89) to a BLM21PG331SN1 component (U60/U63). The output of each path is connected to a bypass capacitor (C345/C405) and a 0.1F capacitor (C346/C406), followed by a 0.1uF capacitor (C407) and a 1uF capacitor (C408) before reaching the VREFP_BYN and VREFN_BYN outputs.

DRAWN:	jb/2019	DATED:	jb/2019
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	jb	DATED:	<Release Date>

COMPANY:

Nevis Laboratories of Columbia University

TITLE:

COLUTA4 test board

CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0

SCALE: <Scale>

SHEET: 10F 25

6

5

4

3

2

1

D

C

B

A


D

C

B

A

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Nevis Laboratories of Columbia University			
TITLE: COLUTA4 test board			
CODE: <Code>	SIZE: B	DRAWING NO: v0	REV: 0
SCALE: <Scale>		SHEET: 10F 25	


DRAWN: jb/2019	DATED: jb/2019
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: jb	DATED: <Release Date>

D

C

B

A



D

C

B


A

D

C

B

A



D

C

B

A

6

5

4

3

2

1

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

+ 3.6V_RAW

C410

10uF

C412

47uF

IN

1

TABGND

2

OUT

3

U65

MIC39100-3.3BS

C409

10uF

C411

0.1

R241

1k

R242

1k

T68

KEYSTONE_TP

+ 3.3V_ADC121

1

2

3

4

1

2

1

2

DRAWN:

jb/2019

CHECKED:

<Checked By>

QUALITY CONTROL:

<QC By>

RELEASED:

jb

DATED:

jb/2019

DATED:

<Checked Date>

DATED:

<QC Date>

DATED:

<Release Date>

COMPANY:

Nevis Laboratories of Columbia University

TITLE:

COLUTA4 test board

CODE:

<Code>

SIZE:

B

DRAWING NO:


v0

REV:

0

SCALE: <Scale>

SHEET: 2 of 25




COMPANY: Nevis Laboratories of Columbia University

TITLE: COLUTA4 test board

DRAWN: j b / 2019	DATED: j b / 2019
CHECKED: < Checked By >	DATED: < Checked Date >
QUALITY CONTROL: < QC By >	DATED: < QC Date >
RELEASED: j b	DATED: < Release Date >

CODE: < Code >	SIZE: B	DRAWING NO: v 0	REV: 0
SCALE: < Scale >			SHEET: 20 25



D

C

B

A

6


5

4

3

2

1




out0 = /1 out1=/1 out2=/16 out3=/16

all outputs are LVDS

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:



COMPANY:

Nevis Laboratories of Columbia University

TITLE:

COLUTA4 test board

DRAWN:	jb/2019	DATED:	jb/2019
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	jb	DATED:	<Release Date>

CODE:	SIZE:	DRAWING NO:	REV:
<Code>	B	v0	0
SCALE: <Scale>			SHEET: 20 of 25

