// cntrl_fifo.v

// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module cntrl_fifo (
		input  wire  data,    //  fifo_input.datain
		input  wire  wrreq,   //            .wrreq
		input  wire  rdreq,   //            .rdreq
		input  wire  wrclk,   //            .wrclk
		input  wire  rdclk,   //            .rdclk
		output wire  q,       // fifo_output.dataout
		output wire  rdempty, //            .rdempty
		output wire  wrfull   //            .wrfull
	);

	cntrl_fifo_fifo_181_gccfdha fifo_0 (
		.data    (data),    //  fifo_input.datain
		.wrreq   (wrreq),   //            .wrreq
		.rdreq   (rdreq),   //            .rdreq
		.wrclk   (wrclk),   //            .wrclk
		.rdclk   (rdclk),   //            .rdclk
		.q       (q),       // fifo_output.dataout
		.rdempty (rdempty), //            .rdempty
		.wrfull  (wrfull)   //            .wrfull
	);

endmodule
